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825 CODING, DECODING, AND RECOVERY OF CLOCK SYNCHRONIZATION 
IN DIGITAL MULTIPLEXING SYSTEM 

Hansheng Wang, Tsinghua University 
Xiaoyi Qin, Tsinghua University 
Lieguang Zeng, Tsinghua University 
Fuqin Xiong, Cleveland State University 
Abstract High-speed broadband digital communication net­
works rely on digital multiplexing technology where clock synchro­
nization, including processing, transmission, and recovery of the 
clock, is the critical technique. This paper interprets the process of 
clock synchronization in multiplexing systems as quantizing and 
coding the information of clock synchronization, interprets clock 
justification as timing sigma-delta modulation (T.6.. - '£M), and 
interprets the jitter of justification as quantization error. As a re­
sult, decreasing the quantization error is equivalent to decreasing 
the jitter of justification. Using this theory, the paper studies the 
existing jitter-reducing techniques in transmitters and receivers, 
presents some techniques that can decrease the quantization error 
(justification jitter) in digital multiplexing systems, and presents a 
new method of clock recovery. 
Index Terms-Clock recovery, clock synchronization, digital 
multiplexing, jitter, T ~ - :EM. 
I. INTRODUCTION 
I N DIGITAL communication networks, in order to enlarge capacity and improve efficiency, several low-speed tribu­
tary signals are combined to fonn one high-speed composite 
signal for transmission in one broadband channel. Digital 
multiplexing is the technology of combining digital signals, 
and the device is called a digital multiplexing system. Digital 
multiplexing systems include plesiochronous digital hierarchy 
(PDH), synchronous digital hierarchy (SDH), and so on. Its 
perfonnance greatly affects the perfonnance of the entire dig­
ital communication network. In plesiochronous multiplexing, 
justification is needed because tributary clock and composite 
clock are not synchronous, and then jitter of justification is 
introduced. Jitter ofjustification is the most important and com­
plicated theoretic problem in digital multiplexing, and there are 
two mainjitter-analyzing methods: power spectrum method [1] 
and lip method [2], [3]. These two methods were all presented 
for PDH where there is only one stuff bit in one frame. While in 
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SDH, pointer adjustment introduced by frequency difference is 
essentially positive/zero/negative justification, whose stuff bits 
can be 8 (in TU-12) or 24 (in AU-4). Therefore, we first expand 
the two methods to a more general case where the number of 
stuff bits could be greater than one, and use the results as the 
reference for comparison in this paper. 
Let Im be the average read clock frequency which is gen­
erally derived from the high-rate composite clock at the multi­
plexer, let I, be the actual frequency of the tributary clock, and 
the stuff ratio is defined as p = (fm - h) / SF, and Ipl "" 1 [1]. 
The sign of p indicates whether the justification needed is posi­
tive (increase in I,) or negative (decrease in I,). F" the justifica­
tion frame frequency, is the maximum frequency in whichjusti­
fication can take place. 5' is the number of justification bits per 
justification frame (S = 1 in PDH, and S = 1, 8, or 24 in SDH). 
The period ofjustification frame is defined as r, = 1/F,. F, is 
decided by multiplexing hierarchy, and may not equal the frame 
frequency. 
Similar to [1], jitter ofjustification for S greater than one can 
be expressed as 
0,(t)=A-S+~+Spt-S[~+p[t+T]] (1) 
where l is time variable normalized to r/~, ;1 is justification 
threshold, ( is initial phase which is unifonnly distributed on 
the interval [0, S], the random variable T is the time before 
t = 0 when a justification opportunity occurs. Function [:r] tnm­
cates the number .'1' to its integer part, for example, [Ui] = 1, 
[-1.6] = -I. Referring to [1], the Fouriertransfonn of <1',(/') 
is the power spectrum 
<P,(I) = ~ (,PS ) (b(I + n) + b(I - /I)}
L 2n7r 
n=l 
+ '"= S ( ,--!:-)2 sinc21rIL 2n7r 
11=1 
x {'rcp6(f - lip) + Tcp6(f + lip)} (2) 
where rcp:r(f) = I::~-= :r(f - k), and I is frequency nor­
malized to F,. The first tenn of (2) only contains relatively 
high-frequency (multiple of P, since I is nonnalized to P,) 
components that are easy to filter, the second tenn contains rel­
atively low-frequency components that are difficult to filter and 
are the main source of jitter. 
For the lip analyzing method in [2] and [3], this paper ex­
pands it by introducing S. Referring to [2], when p = q/p + 
dp (1' is relatively prime to q), 0,(/.) has the high-frequency 
jitter whose frequency is }~/p, and the low-frequency envelope 
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Fig. 1. Theoretic model of processing clock in digital multiplexing system. 
whose period is nearly 1/(ILlplpFs) and whose amplitude is 
Sip. Ignoring the dc term, we have 
tPs(t) = ~St + LlpSt - S [q;l + LlP[tl]. (3) 
t is also normalized to Ts , and is an integer at justification time. 
When Llp is small enough that the low-frequency jitter cannot 
be filtered, the amplitude of remnant jitter is A jpp = Sip, 
and the frequency is plLlplFs. This is the peak-to-peakjitter of 
justification. 
The power-spectrum method can only estimate the root mean 
square (RMS) amplitude of the jitter, while peak-to-peak value 
is usually measured and is used as a quality indicator. The lip 
method estimates the peak-to-peak jitter value, but the result 
is not accurate. This paper proposes a theoretic model of pro­
cessing clock synchronization in digital multiplexing, and the 
model interprets the process of clock synchronization from a 
point of view of coding and decoding the information of clock 
synchronization. In the multiplexer (transmitter), information 
from a tributary clock is sampled, quantized, and coded, and 
then it is transmitted to the receiver in the composite signal. In 
the demultiplexer (receiver), the clock information can be ob­
tained from the composite signal, and be decoded, processed, 
and recovered, and then the tributary clock is obtained. It is clear 
that the major error source is the quantization process; thus, the 
essence ofjustification jitter is the quantization error. In fact, to 
reduce jitter ofjustification is to reduce the quantization error. 
This paper is organized as follows. A theoretic model 
of processing clock synchronization in a complete digital 
multiplexing system is introduced in Section II. Coding of 
clock synchronization is considered in Section III. Decoding or 
recovery of clock synchronization is considered in Section IV. 
II. THEORETICAL MODEL OF PROCESSING CLOCK 

SYNCHRONIZATION IN DIGITAL 

MULTIPLEXING SYSTEM 

In Fig. 1, we propose a theoretical model of clock processing 
in a digital multiplexing system, where the top half of the dia­
gram is the multiplexer and the bottom half is the demultiplexer. 
This theoretical model is by no means the block diagram of a 
real-word clock synchronizer in a digital multiplexing system. 
We just use it to interpret the clock synchronization from a novel 
point of view. 
In order to transmit information on the clock, coding is 
needed so that binary code can be generated for transmission. 
This process is similar to the process ofnormal signals, such as 
voice. The coding part is composed of a frequency comparator, 
sampler, quantizer, and encoder. In the comparator, a reference 
clock fa is compared with the tributary clock it. The reference 
clock can be synchronous with the composite clock, or can 
be independent. The frequency error is sampled, quantized, 
and coded. The binary code is inserted in the composite signal 
for transmission. The sample period and quantization step are 
different in different multiplexing hierarchies. For example, in 
SDH and PDH, the sample period is the minimum period in 
which justification is permitted, and the quantization step is 
related to the number of stuff bits. 
In the decoding part of the demultiplexer, the binary code 
of clock synchronization from the multiplexer is decoded. 
Then clock synchronization can be processed further (such as 
low-pass filtering), and the frequency error between the trib­
utary clock and the reference clock fa can be obtained. In the 
clock-generation block, a clock whose frequency is the same as 
the tributary clock is generated. The demultiplexing reference 
clock must be synchronous with the multiplexing reference 
clock, but its frequency may be different by a factor k, and k 
is not necessarily an integer, but should be fixed and be able 
to be realized in the clock-generation block. Therefore, if the 
frequency error between the tributary clock and the reference 
clock fa is known, the clock-generation block can generate the 
tributary clock from kfa. In general, fa is generated from the 
composite clock in transmitter, then the clock kfa can be easily 
obtained from the composite clock in receiver. In theory, if fa is 
independent in transmitter and kfa can be obtained in receiver, 
tributary clock can also be generated. Ifjitter of the clock from 
the clock-generation block can meet the requirement, this clock 
can be the recovered clock fI; otherwise, the phase-locked loop 
(PLL) is needed to filter out jitter further. In Section IV, a novel 
method that needs no PLL will be introduced. 
In summary, in this theoretical model, a digital multiplexing 
system transmits a complete digital signal, including clock and 
data. While transmitting data, a digital multiplexing system also 
accomplishes coding and decoding tributary clock synchroniza­
tion so that the tributary clock can be transmitted to the receiver 
correctly. 
III. CODING OF CLOCK SYNCHRONIZATION IN DIGITAL 

MULTIPLEXING SYSTEMS 

A. Principle a/Timing Sigma-Delta Modulation (T~ - I:M) 
In justification ofclocks in PDH and SDH, phase comparison 
of two clocks is equivalent to integration of the frequency error 
between two clocks, and positive or negative justification makes 
phase error between the tributary clock and reference clock re­
duce or increase S unit interval (VI). The process is equivalent to 
integrating the error between the sample value of p and the code 
value of p, where p = ((fa - h)/(SFs )). fa is not limited by 
the definition in (1), and can be not only an average read clock 
fm. In fact, fa can be any independent clock, if Ifa - hi::::: SFs. 
The code value being 1 means positive justification, being 0 
means no justification, and being -1 means negative justifica­
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Fig. 2. Diagram of T ~ - EM. 
O)---.t 
5T, t 
Fig. 3. Principle ofT~ - EM. 
tion. So justification in digital multiplexing can be described as 
sigma-delta modulation in Fig. 2. In positive justification, the 
quantization function Q[.] is 
(x ::; 1)Q[x] = {~,' (x < 1). 
In positive/zero/negative justification, Q[.] is 
I, (x 2': 1) 
Q[x] = { 0, (-1 < x < 1) 
-1, (-12': x). 
As shown in Fig. 2, coding clock synchronization is sigma­
delta modulation (~ - I:M) of stuff ratio p (which reflects 
the frequency error between the tributary clock and reference 
clock), we call this timing sigma-delta modulation (T~ - I:M). 
The waveform of T ~ - I:M is shown in Fig. 3, where the 
small circles are code values and Ll is the error between the 
code value and p. This error is introduced by quantization. From 
(1) and the defmition of quantization function Q, at iTs, when 
Spt - S[p[t]] 2': S, the code value is 1; when Spt - S[p[t]] ::; 
- S, the code value is -1; when S pt - S [p [t]] is smaller than 
S and larger than -S, the code value is 0. So the code value of 
T~ - I:M is 
b(i) = -[pi]- [p(i - 1)]. (4) 
b(i) can be 1, 0, and -1. At iT., ~ is 
Ll(i) = p - [pi] + [p(i - 1)]. (5) 
~ reflects frequency error between before and after quantizing, 
so jitter Ps ( t) is 
ps(t) = SFs JI Ll(T)dT. (6) 
o 
SFs Ll (i) is frequency error between the quantized signal and 
the unquantized signal at time t on the interval [iTs, (i + l)Ts]. 
And on the interval, the phase error Gitter) is 
ps(t) = po(i) + SFsLl(i)t, iTs::; t < (i + l)Ts 
where Po (i) is the phase error at iTs. That is 
po(i) = SFs Li-I Ll(k)(i - l)Ts = Sp(i - 1) - S [p(i - 1)]. 
k=O 
Normalizing time t to Ts , we obtain 
ps(t) = Spt - S [p[t]] (7) 
Equation (7) is essentially the same as (1). Therefore, T ~ ­
I:M's quantization error introduces jitter ofjustification, and it 
also proves that T ~ - I:M can describe justification in PDH 
and SDH. Referring to (2), with 1 not being normalized to F s , 
the power spectrunl of p s (t) in (7) is 
where repx(f) = 2:%"=-00 x(f - kFs). Equation (8) is essen­
tially the same as (2). 
Now the T ~ - I:M theory is used to interpret the clock syn­
chronization in PDH and SDH. In one justification frame, there 
are several indication bits of justification to indicate positive, 
negative, or zero justification. In the demultiplexer, justification 
status can be judged through the indication bits. The indication 
bits are, in fact, the result ofcoding tributary clock synchroniza­
tion. In previous applications, T ~ - I:M's reference clock 10 
is obtained from the composite clock Ih' and T ~ - I:M's code 
value is transmitted using the indication bits. The receiver can 
get the composite clock from composite signal, then the tribu­
tary clock can be recovered because the indication bits carry the 
result of T ~ - I:M. Thus, the reference clock can be obtained 
easily in the demultiplexer, and extra overhead to transmit code 
value of the reference clock is not needed. However, there still 
exists deficiency. Because T ~ - I:M code value is transmitted 
using indication bits, the reference clock must be a composite 
clock. For example, in SDH signal relay, when a virtual con­
tainer (Ve) signal maps into another administration unit (AU) 
or tributary unit (TU), another T ~ - I:M coding is needed be­
cause ofthe change ofcomposite clock. But the coded clock has 
jitter, and jitter accumulation is introduced. For fear that accu­
mulated jitter is too large, the number of relays are limited and 
then the scale and flexibility of the network is affected. 
In theory, T~ - I:M's code value can be transmitted sepa­
rately from transmitter to receiver. For example, T ~ - I:M's 
reference clock can be any suitable clock, and the T~ - I:M's 
code value can be transmitted in separate overheads. If a clock 
in synchronization with the reference clock of the transmitter 
exists in the receiver, the demultiplexer can recover the tribu­
tary clock according to the code value. Then with relays, there 
is no jitter accumulation because multiple T ~ - I:M operations 
are not needed. However, this requires a synchronized clock in 
the demultiplexer and overheads in the data frames. 
B. Methods ofReducing Quantization Error ofClock 
Synchronization Information in Transmitters 
According to the discussion above, justification jitter in a dig­
ital multiplexing system is from a quantization error of clock 
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Fig. 4. Diagram of T.6. - ~M with the quantization error. 
e'(n)~ 
Sample x n ++z-1+ 
- a(n) 
Fig. 5. T.6. - ~M diagram of stuff threshold modulation. 
synchronization information. In this section, based on this view­
point, we discuss some methods of reducing justification jitter 
(quantization error of clock synchronization information). 
Fig. 4 is the diagram of T.6. - I:M with consideration of the 
quantization error. x(n) is the sample sequence of p, and e(n) 
is the sequence of quantization error. From Fig. 4, we can get 
the transfer function 
B(z) = z-l X(z) + (1 - z-l) E(z). (9) 
The error .6. mentioned above is 
.1(z) = (1 - z-l) E(z) (10) 
.1(n) = e(n) - e(n - 1). (11) 
In the demultiplexer, b(n) is processed by a low-pass filter (LPF) 
to get the fmal result. Assume that the LPF is an ideal filter with 
cutoff frequency fe, then without considering the dc part, the 
final power of renmant jitter is 
Ie Ie 
a}= JifJs(f)df= Jj27rf.1(f)df. (12) 
- Ie - Ie 
From (12), in general, the smaller the fe is, the smaller the 
renmant jitter is. For a fixed fe, the less the frequency com­
ponents that are lower than fe in ifJs(f), the smaller the rem­
nant jitter is. In transmitters, many jitter-reduction methods have 
been proposed, such as sawtooth stuff-threshold modulation [4], 
[5], random stuff-threshold modulation [6], model method [7], 
and stuff ratio-detachment method [8]. Various stuff-threshold 
modulation methods are compared in [9]. The essence of all 
these jitter-reduction methods is to change the frequency spec­
tral structure of error .1: reducing the low-frequency part of the 
spectrum, and/or moving part of the low-frequency spectrum 
to higher frequencies that are easier to filter using an ordinary 
PLL. Fig. 5 is the T.6. - I:M diagram of the (sawtooth/random) 
stuff-threshold modulation. The stuff-threshold modulation is 
equivalent to adding a modulation sequence a(n) in T.6. - I:M, 
and e' (n) is the new quantization error. Then (9) is changed into 
B(z) = z-lX(z) + (1 - z-l) (E'(z) + A(z)). (l3) 
The factor affecting the renmantjitter is a(n) + e'(n), where 
a(n) corresponds to high-frequency jitter and is easy to filter. 
Thus, only e' (n) affects the final remnant jitter. For sawtooth 
stuff-threshold modulation, a(t) = at - [art]], where a is the 
slope ratio and t is normalized to Ts. 
e(n)~ 

z-I~ 

Fig. 6. Principle diagram of two-stage T.6. - ~M. 
Fig. 7. Realization diagram of two-stage T.6. - ~M. 
+­
b(n) 
Fig. 8. Diagram of alternative MASH ~.6. modulator . 
In speech coding, sigma-delta modulation (.6. - I:M) is an 
important coding method, and has been researched thoroughly. 
Some methods of changing .6. - I:M's circuit structure to re­
duce.6. - I:M's quantization error, such as multistage.6. - I:M, 
have been presented [10], [11]. From the above discussion, the 
coding of clock synchronization information in digital multi­
plexing systems is essentially the same as .6. - I:M. Methods of 
quantization error reduction in .6. - I:M are also applicable for 
reducing quantization error Gustification jitter) in T.6. - I:M. 
Thus, we can have multistage T.6. - I:M. 
Figs. 6 and 7 are, respectively, the principle diagram and the 
actual realization diagram ofthe two-stage T.6. - I:M. Actually, 
the method of adaptive threshold modulation in [12] is identical 
to two-stage T.6. - I:M. From Fig. 6, the transfer function of 
the two-stage T.6. - I:M is 
and then 
(15) 
Compared to the T.6. - I:M, the two-stage T.6. - I:M effec­
tively adds a high-pass fmite impulse response (FIR) filter to the 
quantization error, reducing low-frequency spectral components 
and eventually the renmantjitter. The difference in T.6. - I:M's 
number of stages is equivalent to the difference in the high-pass 
filter's order. The higher the number of stages, the higher the 
high-pass filter's order, and the better the effects offiltering and 
jitter reduction. Fig. 8 is the diagram ofthe multistage T.6. - I:M 
applied in digital multiplexing, which is called the alternative 
multistage noise shaping (MASH) I:.6. modulator in [l3]. Its 
number of stages is higher than two and its jitter performance 
is better than two-stage's. It is noted that when the number of 
stages is more than two, the circuits are not always stable and 
are stable only under certain conditions [11], [l3], [14]. 
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Fig. 9. Jitter frequency spectra. 
Using (5), (6), (8), and (15), jitter frequency spectra of sev­
eral methods with P = 0.0011 and Fs = 2 kHz are plotted 
in Fig. 9. As it is the low-frequency jitter that mostly affects 
the [mal remnant jitter, Fig. 9 only gives out the spectra below 
100 Hz. Fig. 9( a) is the frequency spectrum ofT~ - I:M without 
any process of reducing quantization error. Fig. 9(b) is the fre­
quency spectrum of model method or sawtooth stuff-threshold 
modulation method, and PI of the model method or a of the 
sawtooth stuff-threshold modulation is 0.1. Fig. 9( c) is the spec­
trum of two-stage T~ - I:M. According to Fig. 9, due to the 
use of quantization error-reduction methods, the low-frequency 
spectra of(b) and (c) are much less than (a). Thus, these methods 
can reduce the renmant jitter. 
IV. CLOCK RECOVERY IN DIGITAL MULTIPLEXING SYSTEM 
Conventionally, there is no further processing after the 
decoding of clock synchronization, the clock produced by 
the clock-generation block does not satisfy the requirement, 
and a PLL is needed for filtering jitter. In SDH, the low-fre­
quency large-amplitude jitter induced by pointer justifications 
is difficult to filter using an ordinary PLL. Hence, several 
processes need to be added, or the PLL needs a special design 
for very narrow bandwidth and relatively wide capture and 
synchronizing range. 
As shown in Fig. 1, the procedure of decoding T ~ - I:M 
is to obtain T~ - I:M's code value b(i) in each Ts according 
to indication bits, then use b(i) to process reference clock 10 to 
get clock I{ on the interval t E [iTs, (i + l)Ts). When there 
is positive or negative justification in the justification frame, S 
pulses ofthe reference clock 10 will be reduced or increased. So 
the frequency of I{ in [iTs, (i + l)Ts] is 
Il(i) = 10 - SFsb(i). (16) 
I{'sjitter is SUI. Iftime t is normalized to Ts , the time-domain 
equation of the clock's jitter is (7). Known from (16), the result 
Fig. 10. Novel recovery method without PLL. 
of decoding is used to generate the clock without any further 
process. Therefore, the jitter ofthe generated clock is still large. 
Pointer justification in SDH introduces 8-bit or 24-bit 
large jitter, and the simple recovery method mentioned above 
cannot meet requirements. Some methods such as the bit-leak 
method [15], self-adaptive bit-leak method [15], and random 
phase modulation method [16], [17] were proposed. In these 
methods, b(i) are all processed after decoding; and in the 
clock-generation block, according to the results of processing, 
I{ with smaller jitter is generated. 
The methods mentioned above all need a PLL to filter the 
renmant jitter further, as their processes of the clock synchro­
nization only decrease jitter to some extent, and the jitter is still 
too big to satisfy the requirement. In the following, we will 
present a novel recovery method that needs no PLL. The key 
element of this method is a FIR LPF with very narrow band­
width that can directly filter the jitter to satisfy the requirement. 
Fig. 10 is the diagram of this novel method. The transfer func­
tion of the FIR LPF is as follows: 
(17) 
where m is the length of the FIR LPF, and x (n) is the output of 
the FIR LPF, X(z) and B(z) are x(n)'s and b(n)'s Z transform, 
respectively. In the sequence compression block, x(n) are sam­
pled to form y(i), that is, y(i) = x(mi). The sampling period 
is mTs and thus, the period of the bits of y( i) is mTs. With se­
quence compression, the FIR LPF is simple and just a block of 
accumulating b(n) every mTs . The clock generation block gen­
erates tributary clock I{ according to y( i), and I{ keeps constant 
in the time range of [imTs, (i + l)mTs] 
fz'(i) = 10 - SFsy(i). (18) 
Fig. 11 is the diagram of one kind of system implementation. 
Suppose k is 16. With the period of mTs, a +1 - S counter 
operates according to b(n). In a justification frame period Ts , 
when b(n) = 1, the +1 - S counter increases by S; when 
b(n) = -1, the +1-S counter decreases by S; when b(n) = 0, 
the +I - S counter holds its result. Every mTs, the counting re­
sult is sent to a register, and then the +I - S counter is cleared 
to begin the next period's counting. Therefore, the +1 - S 
counter's result in the ith period ofmTs is mSy(i). And y(i) = 
(11m) 2::=1 b((i - l)m + n). According to (4), we can get 
y(i) = ([mpi]- [mp(i - 1)]). (19) 
m 
The adder also adds a constant 16mS to y(i). Hence, within 
a period of mTs, 16mS(1 + y(i)) positive edges of Register 
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Fig.l1. Implementation diagram of timing recovery. 
B's most significant bit (MSB) are evenly distributed. The pulse 
generator (labeled as "Pulse gen" in the figure) generates pulses 
whose width is one period of the clock fh. !h is a high-speed 
clock gotten from composite clock, whose frequency is 16(10 + 
SFs ), here, fa is the tributary clock frequency when there is not 
any justification. The OR logic can make fh deduct 16mS(1 + 
y(i)) cycles within mTs so that the frequency of its output clock 
is 16(10 - Sy(i)Fs). Then, after being divided by 16, the re­
covered tributary clock can be obtained. The first-in, first-out 
(FIFO) can give adjustment (ADJ) signal to Pulse gen. When 
FIFO is full or empty, ADJ can make Pulse gen reduce or add 
one deducted cycle. In this method, ADJ can only affect Pulse 
gen at the beginning because the error between f{ and fl is less 
than one cycle within mTs, and the long-time average value of 
f{ equals that of fl. 
Jitter of the recovered tributary clock f{ is made up of high­
frequency jitter and low-frequency undulation. The pulse-re­
moving operation generates a high-frequency sawtooth wave­
form, which is approximately kSy(i)/Ts Hz in frequency, and 
1/k UI in amplitude. As the existence ofT.6. - I:M quantization 
error, there exists an error between y( i) and p. So there is also an 
errorbetweenf{ and/! : L1fl(i) = j/(i)- fl = SFs(p-y(i)). 
This error leads to a low-frequency undulation in addition to the 
high-frequency jitter. From (19), atthe time imTs, the amplitude 
of the undulation is 
Al(i) = Li-l L1f(k)mTs = (i - l)Smp - S [(i - l)mp]. 
k=l (20) 
Set A2(i) = A1(i + 1) - A1(i), then 
A2(i) = Smp - S ([imp] - [(i - l)mp]). (21) 
Therefore, the time-domain waveform of this undulation is 
Plow(t) = Al(i) + A2(i) (t - (i - l)mTs) (22)
mTs 
where (i -l)mTs ::::: t < imTs. The frequency spectrunl ofthe 
undulation is the Fourier transform of Plow (t) . 
Fig. 12 is the frequency spectrunl curves of the undulation 
with different m on the condition of S = 8, p = 1/896, and 
Ts = 1/(8) kHz. From these curves, we can see that the compo­
nent ofundulation whose frequency is higher than 10Hz is quite 
small and can be ignored. And the component whose frequency 
is lower than 10 Hz is wander and is much less than valid value 
m=65536 
m=16384 
, 
II0.01 
m=40960.008 
0.006 
0.004 
0.00 
00 	 10 15 20 
f(Hz) 
Fig. 12. Frequency spectrum of the undulation. 
(because wander can affect network only with larger value, the 
lower its frequency is, the larger its valid value is). Therefore, 
the undulation can be ignored. In addition, with increase of m, 
the effect of the undulation decreases. 
V. CONCLUSION 
This paper interprets the processing of clock synchronization 
as quantizing and coding the clock, interprets justification as 
T.6. - I:M, and interprets the jitter of justification as quan­
tization error. According to this theoretic model, decreasing 
the jitter caused by justification is equivalent to decreasing 
the quantization error. From the point of view of this theory, 
the paper examines some former jitter-decreasing methods, 
and proposes to use quantization error-reduction methods 
of other fields in digital multiplexing systems. It is shown 
that these methods can reduce the remnant jitter. In addition, 
in the demultiplexer, clock synchronization recovery is the 
procedure of decoding T.6. - I:M. Its main parts are decoding, 
processing, clock generation, and PLL. Based on the theory, a 
novel clock synchronization recovery method without the PLL 
is presented. This method can efficiently filter the low-fre­
quency large-amplitude jitter induced by pointer justifications, 
and the circuit realization is simpler without the PLL. The 
novel clock-recovery method depicted in Fig. 10 has been 
successfully applied to PDH and SDH application-specific 
integrated circuits designed by Tsinghua University, Beijing, 
China. 
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